DESIGN OF 32-BIT VEDIC MULTIPLIER

¹K. Sai Sudheer, Assistant Professor, Department of ECE, Sri Vasavi Institute of engineering &Technology, Nandamuru, A.P, India, Email id: saisudheer1978@gmail.com
 ²G. N.V. Sushma, Department of ECE, Sri Vasavi Institute of engineering &Technology, Nandamuru, A.P, India, Email id: sushmagelli2002@gmail.com
 ³A. Sai Sowmya, Department of ECE, Sri Vasavi Institute of engineering & Technology, Nandamuru, A.P, India, Email id: alapati134@gmail.com
 ⁴P Naga Sailaja, Department of ECE, Sri Vasavi Institute of engineering & Technology, Nandamuru, A.P, India, Email id: pnsailaja2002@gmail.com
 ⁵P. Mani Babu, Department of ECE, Sri Vasavi Institute of engineering &Technology, Nandamuru, A.P, India, Email id: manibabupuppala@gmail.com

Abstract

Multiply and Accumulate (MAC) is one of the primary operations used widely in signal-processing and other applications. Multiplier is the fundamental component of Digital Signal Processors (DSP's). Its parameters such as power, LUT utilization and delay decides the performance of a DSP. So, there is a need to design a power and delay efficient multiplier. In This paper, a 16-bit MAC unit is designed using an 8-bit Vedic multiplier and carry-save adder. It is compared with a conventional Booth multiplier. The entire design is implemented in Verilog HDL. Synthesis and simulations were done using Xilinx ISE Design Suite 14.5 and Vivado 2018.2.

1. Introduction

Multiplication Accumulation Unit (MAC) performs a vital position in Digital Signal Processing applications, microprocessor, multimedia etc. The main process of the Multiplication Accumulation Unit (MAC) is to multiply two numbers and add the obtained product in the accumulator. So, in VLSI circuits computation plays a crucial role as it decides the power consumption of the design. Power, area and time decides the efficiency of a Multiplication Accumulation Unit (MAC). The processes involved in the Multiplication Accumulation Unit (MAC) are multiplication and accumulation. Using Vedic's technique (Urdhva Tiryakbhyam sutra) the computation speed of multiplication is reduced far more than Wallace Tree multiplier and Booth's multiplier. Moreover, they consume more power and area compared to Vedic multiplier when implemented inside a Multiplication Accumulation Unit (MAC). So, the use of Vedic multiplier gives an added advantage for reduction of area and power in a MAC. This work demonstrates a 32 X 32 Vedic multiplier designed from the initial 2 X 2 Vedic multiplier which is developed using Vedic technique and then this Vedic multiplier is modified to develop a 4 X 4 module. It is then modified to develop an 8 X 8 Vedic multiplier. Later the designed unit is modified to develop a 16 X 16 Vedic multiplier and finally modifying it to a 32 X 32 block (all using Vedic techniques). The adder that is used in the addition process is Ripple Carry Adder (RCA). The designed MAC is implemented in a 4 tap FIR filter. The authors in [2] have designed a low power multiplier. It also reports good improvement in speed. The concept of parallel multiplication is used to attain speed. Significant improvements in power are obtained by performing some architectural modifications. High speed arithmetic operations are very important in many signal processing applications. Speed of the digital signal processor (DSP) is largely determined by the speed of its multipliers. In fact the multipliers are the most important part of all digital signal processors; they are very important in realizing many important functions such as fast Fourier transforms and convolutions. Since a processor spends considerable amount of time in performing multiplication, an improvement in multiplication speed can greatly improve system performance. Multiplication can be implemented using many algorithms such as array, booth, carry save, and Wallace tree algorithms. Booth algorithm reduces the number of partial products. However, large booth arrays are required for high-speed multiplication and exponential operations which in turn require large partial sum and partial carry registers. To improve the multiplication technique in processors like DSP or any other processors there is another technique taken from the ancient mathematics which is also called as Vedic mathematics. Vedic Mathematics hails from the ancient Indian scriptures called "Vedas" or the source of knowledge. This system of computation covers all forms of mathematics, be it geometry, trigonometry or algebra. The striking feature of Vedic Mathematics is the coherence in its algorithms which are designed the way our mind naturally works. This makes it the easiest and fastest way to perform any mathematical calculation mentally. Vedic Mathematics is believed to be created around 1500 BC and was rediscovered between 1911 to 1918 by Sri Bharti Krishna who was a Sanskrit scholar, mathematician and a philosopher. He organized and classified the whole of Vedic Mathematics. Great amount of research has been done all these years to implement algorithms of Vedic mathematics on digital processors. It has been observed that due to coherence and symmetry in these algorithms it can have a regular silicon layout and consume less area along with lower power consumption. The computational time required by the Vedic multiplier is less because the partial products are computed independently in parallel.

Arrangement of adders is another way of improving multiplication speed. Normally signal processing algorithms are developed using high level languages like C or Mat lab using floating point number representations. The algorithm to architecture mapping using floating point number representation consumes more hardware which tends to be expensive. Fixed point number representation is a good option to implement at silicon level. Hence our focus in this work is to develop optimized hardware modules for multiplication operation which is one of the most frequently used operation in signal processing applications like Fourier transforms, FIR and IIR filters, image processing systems, seismic signal processing, optical signal processing etc. Any attempt to come out with an optimized architecture for this basic block is advantageous during the product development stages. The advantage it provides over floating point multipliers is in the fact that Q format fraction multiplications can be carried out using integer multipliers which are faster and consume less die area.

2 Literature Survey

Design & implementation of area efficient low power high speed MAC unit using FPGA by [1] This paper illustrates the implementation of Multiply-Accumulate unit (MAC) to improve performance using the Ancient Indian Vedic Mathematics. Real-time signal processing needs high speed and high yield Multiplier-Accumulator (MAC) unit that consumes less power, which is always a key to achieve a high-performance digital signal processing system. Speed of the multiplier is essential to MAC unit. Vedic Mathematics is the ancient mathematics. There are sixteenth unique sutras in the Vedic mathematics. The Sutras saves effort and time required in solving the problems as compared to the formal methods. The Sutra [3] (Vertical and Crosswise) is used inside the MAC unit as a multiplier. The coding is done in VHDL, synthesis is done in Xilinx ISE series and the FPGA synthesis is done using Xilinx Spartan library. The results show that design of MAC unit using Vedic multiplication is much more efficient in terms of delay and speed compared to conventional multiplication.

Low power high speed multiplier using parallel multiplication by [6] This paper presents a low power and high-speed row bypassing multiplier. The primary power reductions are obtained by tuning off MOS components through multiplexers when the operands of multiplier are zero. Analysis of the conventional DSP applications shows that the average of zero input of operand in multiplier is 73.8 percent. Therefore, significant power consumption can be reduced by the proposed bypassing multiplier. The proposed multiplier adopts ripple-carry adder with fewer additional hardware components. In addition, the proposed bypassing architecture can enhance operating speed by the additional parallel architecture to shorten the delay time of the proposed multiplier. Both unsigned and signed operands of multiplier are developed. Post-layout simulations are performed with standard TSMC 0.18 μ m CMOS technology and 1.8 V supply voltage by Cadence Spectre simulation tools. Simulation results show that the proposed design can reduce power consumption and operating speed compared to those of counterparts. For a 16×16 multiplier, the proposed design achieves 17 and 36 percent reduction in power consumption and delay, respectively, at the cost of 20 percent increase of chip area in comparison with those of conventional array multipliers. In addition, the proposed design achieves averages of 11 and 38 percent reduction in power consumption and delay with 46 percent less chip area in comparison with those counterparts for both unsigned and signed multipliers. The proposed design is suitable for low power and high-speed arithmetic applications.

FPGA Implementation of Multiply Accumulate (MAC) Unit based on Block Enable Technique by [9] Power dissipation is one of the most important design objectives in integrated circuit, after speed. Digital signal processing (DSP) circuits whose main building block is a Multiply Accumulate (MAC) unit. High speed and low power MAC unit is desirable for any DSP processor. This is because speed and throughput rate are always the concerns of DSP system. This paper explores the design of low power MAC unit with block enable technique to reduce power dissipation. The whole MAC unit is implemented using 90-nm CMOS process technology. The whole MAC unit is operated at 314.268MHz with 1.5V supply voltage. The result analysis shows that the power consumption is reduced by using block enable technique.

A Reduce Bit Multiplication. [11] A reduced-bit multiplication algorithm based on the ancient Vedic multiplication formulae is proposed in this paper. Both the Vedic multiplication formulae, [12] are first discussed in detail. being a general multiplication formula, is equally applicable to all cases of multiplication. It is applied to the digital arithmetic and is shown to yield a multiplier architecture which is very similar to the popular array multiplier. Due to its structure, it leads to a high carry propagation delay in case of multiplication of large numbers. Nikhilam Sutra, on the other hand, is more efficient in the multiplication of large numbers as it reduces the multiplication of two large numbers to that of two smaller numbers. The framework of the proposed algorithm is taken from this Sutra and is further optimized by use of some general arithmetic operations such as expansion and bit-shifting to take advantage of bit-reduction in multiplication. We illustrate the proposed algorithm by reducing a general 4£4-bit multiplication to a single $2 \pounds 2$ -bit multiplication operation.

Power and Delay Efficient ALU Using Vedic Multiplier by [14] The power consumption and speed of a device is a crucial factor as most of the designs move towards the system-in-package and system-on-chip products. As the size of the device scale down, speed and power consumption doesn't go hand in hand. Switching power in a CMOS circuit is a prime component of the total power consumption. This switching power is caused by simultaneous charging and discharging of the load capacitances when the signal undergoes transition. The speed of a digital circuit is determined by how fast the circuit can generate outputs from the given inputs. There are various ways to reduce power consumption such as voltage scaling, clock gating, reversible logic, and so on. For increasing the speed of a circuit, delay inside the logic should be reduced. The choice of a smarter design architecture helps in improving the circuit speed. This work focuses on an ALU design using Vedic algorithm and reversible logic. It aims for better speed and power. The proposed Vedic algorithm based ALU design yields 6.7% decrease in dynamic power and 2.2% decrease in a number of cells used.

3 Proposed System

The concept of the carry-select adder is to compute alternative results in parallel and subsequently selecting the correct result with single or multiple stages. In carry-select adders both sum and carry bits are calculated for the two alternatives: carry "0" and "1". Once the carry-in is fired, the correct computation is chosen using multiplexers to produce the desired output. Therefore, instead of waiting for the carry-in to calculate the sum, the sum is correctly output as soon as the carry-in gets there. The time taken to compute the sum is then avoided which results in a good improvement in speed.

Here, four 4X4 Vedic multiplier blocks and three carry select adders of 8 bits each are used. The arrangement of the carry select adders is made in a different way such that it requires less computation time. Some of the carry select adders are given with zero inputs, wherever required. The output of middle multipliers is added using first CSLA. The Output of first CSLA and first Vedic multiplier are added using second CSLA. Carry outputs from first two CSLAs are performed by OR operation and it is given as an input to the third CSLA to generate the final result

RB Journal of Lib & Information Science (UGC Care Group I Listed Journal)

The design of 16×16 block is a similar arrangement of 8×8 blocks in an optimized manner which is shown in Figure 5.The first step in the design of 16×16 block will be grouping the 8 bit (byte) of each 16-bit input.The LSB of two inputs will form vertical and crosswise product terms. Each input byte is handled by a separate 8×8 Vedic multiplier to produce sixteen partial product rows. These partial products rows are added in a 16-bit carry select adder optimally to generate final product bits. The schematic of a 16×16 block is designed by using the 8X8 Vedic multiplier. The partial products represent the Urdhva vertical and cross product terms. Then by using or gate, the final product is obtained



Figure 1. Block Diagram of 16X16 bit Vedic Multiplier

The use of carry select adder increases the hardware thereby more power consumtion which is twice that of ripple carry adder. The use of multiplexer increases the chip area. But considerable increase in the speed is achieved. So, optimization of the carry select adder can be useful in increasing the speed of the multiplier speed.

Results



Fig2 Utilization of 32 bit MAC multiplier

RB Journal of Lib & Information Science (UGC Care Group I Listed Journal)

	Name	Power (W)	1/0 Standard	Signal Rate	% High	Olock (MHz)	Clock Name	Input Pins	Output Pins	
,	^ ⊝ Ks		a national sector at	and the second second		dan Saladita				
D. D. Project Selfings	• a (32)	0.00292	LVCM0525	100.0	50.0	Aayno	Aayno	32	0	
Default Activity Bates	i b (32)	0.00000	LVCMOS25	0.0	50.0	Agric	Aayno	32	0	
E Summary	··· <u>s (64)</u>	0.00000	LVCMOS25_12_SLOW	0.0	37.9	Aayno	Aayno	0	64	_
- Confidence Level	2000	0.00000	_	-	_	-	- Service		-	_
Details	1914	0.00292		<u>.</u>			Loure	64	84	_
Pe By Herarchy										
H Ry Resyster Tune										
Logia										
Coge										
Date										
10-										
1.59										
Source										
User										
Entimated	c									
Eitimated Default	¢									_
Deer Entimated Default Calculated	C		0.00292							
Deer Eitimated Default Caiculated Power Total	Code IOs Power (W)		0.00292							
User Entimated Default Calculated Power Total	<	is up to date.	0.00292							
Clear Estimated Default Calculated Power Total	<	a is up to date.	0.00292							
User Entimated Default Calculated Power Total	C	n is up to date.	0.00292							
User Estimated Default Calculated Power Total	C	s is up to date.	0.00292		_					
Defast Defast Defast PowerTstal Design 'mul32csla.nod'	C The fower Analysis Table Vew and constraints 'm	n is up to date. 132cs1a.pcf '	0.00292	Ŷ	_					
User Eminated Defaul Calculated Power Total	C Techtics Hower WVI The Power Analysis Table Vew and constraints 'm	n is up to date. n132cs1a.pcf* (0.00252	à						
User Estimuted Defaul Calculated Power Total	C The Power Analysis Table Vew and constraints 'm	n is up to date. n132cs1a.pcf* (0.00252	y	_					_
User Estimated Defail Calculated PowerTotal	C Total to Hower WVI The Power Analysis Table Vew and constraints 'm	a is up to date. al S2cala.pcf *	0 00232	y	_					
Defail Defail Defail Coloided PowerTotal Design 'mull32csls.nod' Dpdating power analysis Design Analysis 50% co	C The Power Analysis The Power Analysis Table Very and constraints 'm street	s is up to date. al32cs1a.pcf* (0.06252	y						
Defat Defating power analysi Design Analysis 50% co Dedating power Analysis	C Telefor Flow Flower (W) The Power Analysis Table View and constraints 'm s, mplete is complete.	n is up to date. n132cs1a.pcf*	0.00292	¥						
Uper Entrated Defaut Coiciated Power Total Design 'mul32cals.nod' Opdating power analysis Design Analysis 50% cc Dpdatte Power Xnalysis	The Power Analysis The Power Analysis Table Very and constraints 'm s mplete is complete. oumplete	a is up to date. ali32cala, pcf '	0.06252	¥						
Defating power Analysis Design Analysis 100% of	C Telefor Flow Flower (W) The Power Analysis Table View and constiteints "m s, mplete is complete, oomplete	nis up to date. 2132cela.pcf* (0.00292	y						
Defating power Tatal Design 'mul32csla.nod' Design mul32csla.nod' Depting power analysis Design Analysis 50% co Dodate Power Analysis Design Analysis 100% c	C The Power Analysis The Power Analysis Table Vew and constraints *m mplete is complete. complete.	a is up to date.	0.0232	¥						
Defat Defat Defat PowerTotal Design 'mul32csle.nod' Opdating power analysi Design Analysis 50% co Dedate Power Analysis Design Analysis 100% c	C Telefor Boser (W) The Power Analysis Table View and constraints 'm s, mplete is complete, oomplete	s in up to date. alli2cela.pcf* d	0.00292	¥						

Fig 3 Power delay of 32 bit MAC Multiplier

				a real			
Server House Charles and State of States o	Summer station (Despite Secretary Contraction)	0 282 228					
	Farm Menages Systeme Menages Translation Menages May Menages Hace and Route Menages Temp Menages	LUT3:10->0 LUT3:12->0 LUT3:12->0 LUT4:10->0 LUT4:10->0 CBUT:1->0	4 0.1612 0.4714 adv123/yv53_262 (10991) 5 0.4613 0.464 adv123/yv53 (adv23/s10) 7 0.4623 0.471 adv123/yv50 (adv23/s10) 3 0.4623 0.463 adv123/yv50 (adv23/s10) 3 0.4623 0.463 adv123/yv50 (adv23/s10) 1 0.4623 0.463 adv123/yv50 (adv26/73) 3 0.462 0.463 adv123/yv50 (adv26/73) 3 0.463 adv123/yv50 (adv26/73) 3 0.464 adv123/yv50 (adv26/73) 3 .464 adv123/yv50 (adv26/73)				
Constitute (in Institute (i)) Constitute (it (mil/Scile a)) Constitute (it (mil/Scile a))	All Implementation Messages Detailed Reports Systemes Report	Total	53.820ms (30.813ms logic, 23.007ms route) (37.3% logic, 42.7% route)	-			
A the function of the sector of the sec	Map Report Place and Route Report Place PAR Static Toming Report Prove Report	Total REAL time to Ket completion: 51.00 secs Total CPU time to Ket completion: 51.34 secs					
T fermine at - mattheat	Secondary Reports			and the second second			
Progr. Surrows / Report Progr. Surrows / Report Dept Clarities Dept Cardinate View RET Schematic View Ret Schematic Dept System Oracle System	Systemenia Report Top of Report Systematics Systematics MOL Computation MOL Systemes Report MOL Systemes Report MOL Systemes Report MOL Systemes Apport MOL Systemes Apport MOL Systemes Apport	Total memory unape Humber of errors Humber of warnings Humber of infos	is 466666 kilobytes 1 0 (0 filtered) 1 0 (0 filtered) 1 0 (0 filtered)				
Start Tt Cesar O Mes O Libraries 2	Cession Summar » (Detribuscont)	12.v: CH (1) evite	de x 🖸 🐉 multilosta.ngrit 🔄 🔛 multilosta (KTL1) 🛄	and the second second			
Design Objects	of Top Level Block		Properties of Instance: a2	+Dax			
State - A matter	a Signati	 Plame Type Instance Name 	" Value. molficile #2	1000			
Denne O free 1 Herror A fodor	tes Results 📰 View by Calogory	· 45 >	🔟 277C Partly cloudy 🔿 😋 🖷 😋 🕫 🎊	5 9387M			

Fig 4 Time delay of 32 bit MAC Multiplier

Conclusion

A MAC unit is realized using Verilog and the synthesis is done in xilinx. A comparison is carried out with the MAC used in [1]. Power and area reductions have been reported. The power has been reduced by 9% and area by 5%. Also, the proposed MAC is utilized in 4 tap FIR filter. It highlights significant improvements in power and area. As a future scope the designed MAC can be implemented in an IIR filter. Also, implementation of MAC using other Vedic techniques is asuitable choice. This project presents a highly efficient method of multiplication – "Urdhva Tiryakbhyam Sutra" based on Vedic mathematics. It gives us method for hierarchical multiplier design and clearly indicates the computational advantages offered by Vedic methods. Hence our motivation to reduce delay is finely fulfilled. Future work lies in the direction of introducing pipeline stages in the multiplier architecture for maximizing throughput and also, we can implement for 64 – bit also.

References

- [1] R. Pawar and S. S. Shriramwar, "Design & implementation of area efficient low power high speed MAC unit using FPGA," 2017 IEEE International Conference on Power, Control, Signals and Instrumentation Engineering (ICPCSI), Chennai, India, 2017, pp. 2683-2687, doi: 10.1109/ICPCSI.2017.8392205.
- [2] Madhav T hiyagarajan, "Low power high speed multiplier using parallel multiplication", International Journal of VLSI Design, Vol:2, Issue: 1, pp: 75-78, 2017.
- [3] T asmiya Shaikh, Manjunatha Beleri, "FPGA Implementation of Multiply Accumulate (MAC) Unit based on Block Enable Technique", International Journal of Innovative Research in Computer and Communication Engineering, (An ISO 3297: 2007 Certified Organization) Volume: 03 Issue: 04, pp.2785-2790, April 2015
- [4] H.S. Dhillon and A. Mitra, "A Reduce Bit Multiplication Algorithm for Digital Arithmetic", International Journal of Computational and Mathematical Sciences, pp. 64-69, 2008.
- [5] Lachireddy D., Ramesh S.R. (2020) Power and Delay Efficient ALU Using Vedic Multiplier. In: Sengodan T., Murugappan M., Misra S. (eds) Advances in Electrical and Computer Technologies. Lecture Notes in Electrical Engineering, vol 672. Springer, Singapore.
- [6] K. Paldurai, K. Hariharan, G. C. Karthikeyan and K. Lakshmanan, "Implementation of MAC using area efficient and reduced delay Vedic multiplier targeted at FPGA architectures," 2014 International Conference on Communication and Network Technologies, Sivakasi, India, 2014, pp. 238-242, doi: 10.1109/CNT .2014.7062762.
- [7] Prabhu, E., Mangalam, H. & Gokssul, P.R. A Delay Efficient Vedic Multiplier. Proc. Natl. Acad. Sci., India, Sect. A Phys. Sci. 89, 257–268 (2019).
- [8] Pande, Kuldeep, AbhinavParkhi, ShashantJaykar, and AtishPeshattiwar. "Design and Implementation of Floating-Point Divide-Add Fused Architecture." In Communication Systems and Network Technologies (CSNT), 2015 Fifth International Conference on, pp. 797-800. IEEE, 2015.
- [9] A. S. Krishna Vamsi and S. R. Ramesh, "An Efficient Design of 16 Bit MAC Unit using Vedic Mathematics," 2019 International Conference on Communication and Signal Processing (ICCSP), Chennai, India, 2019, pp. 0319-0322, doi: 10.1109/ICCSP.2019.8697985
- [10] R. K. Kodali, L. Boppana and S. S. Yenamachintala, "FPGA implementation of Vedic floating-point multiplier," 2015 IEEE International Conference on Signal Processing, Informatics, Communication and Energy Systems (SPICES), Kozhikode, India, 2015, pp. 1-4, doi: 10.1109/SPICES.2015.7091534.
- [11] Sachin Raghav, Dr. Rinkesh Mitta, "Implementation of Fast and Efficient Mac Unit on FPFA", I.J. Mathematical Sciences and Computing, pp.24-33, 2016
- [12] Y. Bansal, C. Madhu and P. Kaur, "High speed Vedic multiplier designs-A review," 2014 Recent Advances in Engineering and Computational Sciences (RAECS), Chandigarh, India, 2014, pp. 1-6, doi: 10.1109/RAECS.2014.6799502.
- [13] Mothukuri Ramalakshmi Bala1, Chodisetti L S S P avanKumar, "Power Efficient Compressor based MAC Architecture for DSP Applications", International Journal of Engineering Science and Computing, (IRJET) Volume: 09 Issue: 01| January 2019 (19550) pp.19547-19550.
- [14] Mehta Shantanu Sheetal, T. Vigneswaran, "High Speed and Efficient 4-T ap FIR Filter Design Using Modified ET A and Multipliers", 2014 International Journal of Engineering and Technology, ISSN : 0975-4024, Vol 6 No 5 Oct-Nov 2014, pp. 2159-2170.
- [15] Nusrat Jabeen M.Anees ,Ashish B. Kharate, "Design of area efficient digital FIR filter using MAC," International Research Journal of Engineering and T echnology (IRJET) Vol. 4, no.9, Sep.2017,pp.1140-1143