Low-Power SRAM Design: A Comparative Analysis of Topologies

[1]Dr. M. L. Mahalakshmi [2]Dr. B. Raghavaiah [3]Mrs. Y. Lavanya
[1]Associate Professor, [2]Professor, [3]Assistant Professor
Department of Electronics and Communication Engineering, Ramachandra College of Engineering, Eluru

***Abstract*- This study checks out at several types of SRAM cells, explicitly five potential formats: 6T, 7T, 8T, 9T, and 10T. The exploration covers each SRAM cell's spillage motion, spillage power, and read conductivity. The results indicate that the 10T SRAM cell decreases leakage current by 36%, and leakage power by 64%, with an extra 13% increase in robustness when compared with the 6T, 7T, 8T, and 9T SRAM cells for typical setup conditions. Compared to conventional SRAM configurations, the 10T-cell exhibits reduced leakage current as well as power, that is, higher read robustness. The objective of this investigation is to decrease spilled power and current, while improving the read execution of SRAM cells in 45nm innovation, holding back nothing and compose timings and power.**

Keywords—SRAM Cell, leakage power, read stability, low power, high performance, power consumption

I. INTRODUCTION

Today's semiconductor memory SRAMs are commonly employed in computer systems, microprocessors, microcontrollers, and SoC-based devices. Memory accounts for 70-80% of CPU area, taking up significant space in the system. This means increased power consumption and dissipation due to leakage.
Although SRAM and DRAM both store data, their operating conditions differ. DRAM requires periodic data refreshment, but SRAM does not. SRAM does not require periodic refreshing. SRAM consists of inter-convertible means of storage, which loses data when the full power supply is turned off. It has additional circuits that are used for the periodic refreshing of DRAM, unlike SRAM which operates faster and is smaller. Compared to SRAM, DRAM has higher power requirements. This makes DRAM less favorable as compared with SRAM. SRAM is mostly used in SoC because of its ease of handling and highest speed. Microchips and system-on-chip rely vastly on higher caches. The architecture of the Intel family of devices shows that there is an increased cache memory capacity at a given processor clock speed. Qualcomm Snapdragon S1 processor CPU L2 has already expanded mostly with figures of 256 KB and 384 KB in Snapdragon S2, 512KB in Snapdragon S3, and reached 1 MB with 1.5 GHz in the case of 28 nm Snapdragon S4 technology.. The era witnesses exponential increase in cache memory sizes. Size, speed, and low power consume of this new memory have created a huge barrier as far as complexity is concerned in constructing memory based on SRAM. Current model does not perform the write operation due to power dissipation in the conventional current mode SRAM mode, and refines architectures that only have read. A new 7T SRAM was proposed in this paper which has one more Meq transistor than conventional 6T SRAMs. This transistor prevents writing in the Meq off case for SRAM cell data.The current SRAM mode which is based on a 128x8 cell 0.6-um CMOS chip needs only 30% of reading capacity.

II. LITERATURE SURVEY

ROM belongs to the category of non-volatile memory. This encodes data in the circuit topology, which includes transistors or roots them. The topology cannot be modified as it is hardwired and must be interpreted. Unlocking the device's source of energy will not result in knowledge loss [1]. The RAM acronym refers to read-write Random Access arrays. Details on any question can be retrieved from any place. RAM stores knowledge on either flip flops or condensers. The mechanism employed assigns either static RAM (SRAM) or dynamic RAM (DRAM) independently. The DRAM cell has a condenser and resistor for processing details. [2] Intersectional concentration leads to spillages at storage nodes and thus causes some corruption to cell information, including voltage. Therefore, cell knowledge needs continuous updates and changes. On the other hand, SRAM cells keep data finite as long as power is there without a refresh; it is locked to sustain data. Characterization of a novel nine- transistor SRAM cell: Leakage in memory banks is due to the architecture of the SRAM cell [3]. The de scalability of most SRAM cells is a significant challenge that comes alongside their transistors in any CMOS

System. It is also becoming a well- recognized and much-more challenging aspect with conventional methodology their placing data storage nodes away from bit sheets-hence, developing the persistent noise gap during read operations. Here evaluation of upper 6 transistors in an 9-T SRAM cell could be regarded as different. However, there would be 3 extra transistors for the lower part of the circuit. These three transistors are used: two for bit lines in upper sub circuit and another for read control, being treated as a third resistor [4]. The most current model isn't implemented for writing because to the continuous power-consuming consumption in current mode SRAMs. Most such design solutions are often restricted to reading procedures; this article is to present a current-mode method. For both reading and writing, this study introduces a New 7 T with one more of transistor regarding the 6 T. SRAM conventions. De-cell data removal is performed in this additional transistor before writing. This serves as a conventional SRAM cell under Meq off conditions. Current SRAM modes based on 128x8 cell 0.6-um CMOS devices consume only 30% of reading capability (5-7). This paper compares the circuit performance of different SRAM cell configurations for single-bit storage. SRAM is an acronym for static random-access memory, which is a kind of semiconductor memory based on a bi- stable latching circuit.

Unlike DRAM, SRAM cells are not refreshed that frequently; that is, SRAM is referred to as volatile memory because it loses data when it is powered off. During the last four decades, CMOS devices have seen improvements in latencies, noise margins, speed, and power consumption. Compact high-performance products often use d SRAM- based memories for speed. Whether it was the new system design or the newly integrated devices, nanoscale SRAM had to learn to cope with other challenges. Low threshold voltages and thin gate oxides contributed to an increase in the amount of leakage energy consumption (8-11). The operation of an 8T SRAM cell utilizing the LECTOR approach is similar to that of an 8T SRAM cell. However, Leakage Control Transistors (LCTs) are employed not only in the 8T array to limit sub-threshold leakage during stand-by mode but also within the cell itself. They are self-controlled stacking transistors between the pull-up and pull-down networks, which means that no additional voltage is present at their terminals. LCTs can thus be termed as self-biased in which the gate terminal of one LCT is tied to the source terminals of another, and vice versa. Implementing an extra LCT gives a highly resistive path from the supply to ground, greatly reducing the sub-threshold leakage currents. Control of leakage current is carried out using a pair of sleeptransistors. The circuit comprises a PMOS sleep transistor (M10) tied along with pull-up transistors M5 and M6, and an NMOS sleep transistor (M7) with pull-down transistors M8 and M9.

In dynamic mode, the rest semiconductors are enabled, creating the PMOS (M10) and NMOS (M7) source hub voltages of VDD-Vth and Vth, respectively. Out of gear mode, the dynamic SRAM load circuit is isolated from the power supply, increasing the impedance between VDD and ground to reduce sub-edge spillage. The two SRAM cell plans are analyzed using stack-based LECTOR methods to the first SRAM cell, which both contain and require rest semiconductors. The whole circuit reenactment is performed by using the Miniature Breeze test system.

III. PROPOSED SYSTEM SRAM-CELL STRUCTURE TOPOLOGIES

There exist several variants of SRAMs. There are the normal 6T, 7T, 8T, and 9T SRAM cells. SRAM cell-based memory is an extremely common technique used for market. Both 6T and 7T SRAM cells require less semiconductor assessment and thus interest for it is readily identifiable so that convenience with data strength is maintained with read security for it both as well. A large-scale portion of 8T SRAM cells are employed. ß is defined as percentage for a ratio of a size between draw down semiconductors to semiconductors. This ratio determines the integrity of 6T and 7T SRAM cells. Larger ß prompts are refreshed. More data sufficiency comes at the cost of spillage force and a large cell area.



Figure 1: 6T Static RAM cell

Information accumulation pulverization during reading can be overcome by using 8-T cell. In this, read/compose bit and word signal lines are used to separate information yield component from the information maintenance component. So the cell execution provides read-upset free-activity. Thus, a 9T SRAM cell concurrently maximizes device reliability and reduces leakage capacity. During a read operation, the 9 T SRAM cell completely isolates the data from the bit lines. Therefore, the circuit read static noise gap of 9 T SRAM is superior to that of a conventional 6 T SRAM cell. For 9 T SRAM cells that are idle, the leakage energy consumption during a super shut-off sleep phase is more.



Figure 2: 9T Static RAM Cell

Unfortunately, because it would even not enter the idle mode when keeping it ON, and the SRAMs would lose its data, a tendency for leaving the cell ON remains. Since it has the alternative above, this increases the leakage current, and so in this case, this is very difficult. Adding a separate read mechanism detaches the above limitations from the suggested SRAM cell. This separation separates the two, thus shortening the time needed to read the cell and prevents manipulation of the cell. Its design works at a low supply voltage, and this increases its leakage capacity with an improvement of efficiencyM1 and M6 are semiconductors that are driven by the primary waveform, which addresses the word line. The following waveform controls the piece line, though the third waveform relates to its supplement (bit line bar). The fourth and fifth waveforms show the put away pieces in the SRAM, which are correlative to another. Since one waveform has been associated to Vdd, the consecutive waveform handles contribution to the door terminal of M1, with the third and fourth for control over the piece line, spot line bar, through which pre-charging of an SRAM cell is attained.

Address decoder: The main waveform shows the clock input, which controls the draw up and pull- down semiconductors. Waveforms 2-5 are used to pick a particular word line for the draw up and pull- down semiconductors. The 6th waveform compares to word line 0, which is picked with V (stomach muscle) and V (bb). The seventh waveform, which addresses word line 1, is picked utilizing V (stomach muscle) and V (b). The eighth waveform is word line 2, chosen with V (a) and V (bb). Finally, the 10th waveform is word line 3, which is composed with V (a) and V (b).

Sense amplifier: The first waveform depicts the reading input going to the gate terminals of M6 and M7. The input provided to the transistors M10 is represented by the second waveform. The third and fourth waveform use input of bitline and bitlinebar for storing bits. The fifth and sixth waveforms denote stored bits.

Write driver: The first and second waveforms address the information sources utilized by the CMOS NOT and CMOS NAND decoders. The third and fourth waveforms are taken care of into the put away pieces, yielding the connected waveforms of the piece line and spot line bar.



Figure 3: 6T SRAM layout design



Figure 4: Power Temperature Performance Curve for 6T



Figure 5: Activation voltage for 6T



Figure 6: Capacitance for 6T



Figure 7: 9T layout design



Figure 8: 9T power vs temperature diagram



Figure 9: Activation voltage for 9T



Figure 10: Capacitance for 9T

SRAM is applied to fast registers, stores, and relatively small memory benches. It also depicts the normal

relationship of memories in a CPU. The two requirements that must be satisfied by an SRAM are: it has to offer instant access at levels that DRAMs are not capable of reaching for the CPU and it needs to replace DRAMs in low-power systems.

Although monolithic architecture can be utilized for smaller memory structures, it is not designed to larger memory building since the doubling of the number of rows lowers its circuit operating frequency by two. Using the information portioning method, which is referred to as memory banking, the information designs applied utilize the increase in the number of columns so that the quantity of processing goes down by four. Therefore, peripheral architecture is crucial to developing all memories; it ensures that peripheral functions are efficient in order to achieve afair operating frequency. All of the above accessories are planned for this study, and circuit diagrams are developed. All peripherals are simulated before and after configuration and 1Kb SRAM for generating the frequency of 8GHz. Finally, the memory storage system of 16Kb works at the frequency of 1GHz.

IV. EXPERIMENTAL RESULTS



Figure 11: 6T SRAM read-write waveform



Figure 12: 9T SRAM read-write waveform

V. CONCLUSION

We design a novel form of SRAM cell in this paper. We analyze the presentation of five SRAM cell geometries, which include the traditional 6T and 9T SRAM cell designs. We analyze for each SRAM cell in question its read behavior, spillage fluxes, and spill force. The most area-efficient and least transistor- dense SRAMs are traditional 6T, 7T, and 8T models. However, since the basic hook is easily accessed, wasting idle time spent looking at the phone to read, the spillage force and spillage current become enormous while the read solidity becomes decreased. Noise external might degrade the information contained in the phone. While the 9T SRAM cell is suggested for improving information soundness and reducing leakage and spillage power, it does not significantly reduce spillage in comparison to the 8T SRAM cell.

VI. REFERENCES

1. SINGH, JAWAR, SARAJU P. MOHANTY, AND DHIRAJ K. PRADHAN. ROBUST SRAM DESIGNS AND ANALYSIS. SPRINGER SCIENCE & BUSINESS MEDIA, 2012.

2. JOSHI, S., &ALABAWI, U. (2017). COMPARATIVE ANALYSIS OF 6T, 7T, 8T, 9T, AND 10T REALISTIC CNTFET BASED SRAM. JOURNAL OF NANOTECHNOLOGY, 2017, 1–9. DOI:10.1155/2017/4575013.

3. GUPTA, S., GUPTA, K., & PANDEY, N. (2018). PENTAVARIATE VMIN ANALYSIS OF A SUBTHRESHOLD 10T SRAM BIT CELL WITH VARIATION TOLERANT WRITE AND DIVIDED BIT-LINE READ. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I: REGULAR PAPERS, 1–12. DOI:10.1109/TCSI.2018.2813326

4. KIRAN, P. N. V., &SAXENA, N. (2015). DESIGN AND ANALYSIS OF DIFFERENT TYPES SRAM CELL TOPOLOGIES. 2015 2ND INTERNATIONAL CONFERENCE ON ELECTRONICS AND

COMMUNICATION SYSTEMSDOI:10.1109/ECS.2015.7124870

5. CHOUDHARI, S. H., &JAYAKRISHNAN, P. (2019). STRUCTURAL ANALYSIS OF LOW POWER AND LEAKAGE POWER REDUCTION OF DIFFERENT TYPES OF SRAM CELL TOPOLOGIES. 2019

6. INNOVATIONS IN POWER AND ADVANCED COMPUTING TECHNOLOGIES (I-PACT). DOI:10.1109/IPACT44901.2019.8960199.

7. P. A. H. (2016). ANALYSIS OF INTEGRATOR FOR CONTINUOUS TIME DIGITAL SIGMA DELTA ADC ON XILINX FPGA. IN INTERNATIONAL CONFERENCE ON ELECTRICAL, ELECTRONICS, AND OPTIMIZATION TECHNIQUES, ICEEOT 2016 (PP. 2689–2693).

8. HARSHA VARDHINI, P. A., & MADHAVI LATHA, M. (2015). POWER ANALYSIS OF HIGH- PERFORMANCE FPGA LOW VOLTAGE DIFFERENTIAL I/OS FOR SD ADC ARCHITECTURE. INTERNATIONAL JOURNAL OF APPLIED ENGINEERING RESEARCH, 10(55), 3287–3292.

9. SHAIK, S., &JONNALA, P. (2013). PERFORMANCE EVALUATION OF DIFFERENT SRAM TOPOLOGIES USING 180, 90 AND 45 NM TECHNOLOGY. 2013 INTERNATIONAL CONFERENCE ON RENEWABLE ENERGY AND SUSTAINABLE ENERGY (ICRESE).DOI:10.1109/ICRESE.2013.6927819.

10. PALAGIRI, H., MAKKENA, M., & CHANTIGARI, K.R. (2013). DESIGN DEVELOPMENT & PERFORMANCE ANALYSIS OF HIGH SPEED COMPARATOR FOR RECONFIGURABLE ADC WITH 180 NM TSMC TECHNOLOGY. IN 2013 15TH INTERNATIONAL CONFERENCE ON ADVANCED COMPUTING TECHNOLOGIES, ICACT 2013. IEEE COMPUTER SOCIETY.

11. VARDHINI, P.A.H., MAKKENA, M.L. DESIGN AND COMPARATIVE ANALYSIS OF ON-CHIP SIGMA DELTA ADC FOR SIGNAL PROCESSING APPLICATIONS. INT J SPEECH TECHNOL (2021). HTTPS://DOI.ORG/10.1007/S10772-021-09800-8.

12. ASHISH SACHDEVA, V. K. TOMAR "DESIGN OF A STABLE LOW POWER 11-T STATIC RANDOM ACCESS MEMORY CELL," JOURNAL OF CIRCUITS, SYSTEMS AND COMPUTERS, HTTPS://DOI.ORG/10.1142/S0218126620502060

13. PALAGIRI, H. V., MAKKENA, M. L., & CHANTIGARI, K. R. (2012). PERFORMANCE ANALYSIS OF FIRST ORDER DIGITAL SIGMA DELTA ADC. IN 2012 FOURTH INTERNATIONAL CONFERENCE ON COMPUTATIONAL INTELLIGENCE, COMMUNICATION SYSTEMS AND NETWORKS, PHUKET (PP. 435 440). HTTPS://DOI.ORG/10.1109/CICSYN.2012.84.

14. HAREKRISHNAKUMAR, V.K.TOMAR " SINGLE BIT 7T SUB-THRESHOLD SRAM CELL FOR ULTRA LOW POWER APPLICATIONS," INTERNATIONAL JOURNAL OF ADVANCED SCIENCE AND TECHNOLOGY, VOL. 28, NO. 16, (2019), PP. 345-351

15. PALAGIRI, H. V., MAKKENA, M. L., & CHANTIGARI, K. R. (2013B). OPTIMUM DECIMATION AND FILTERING FOR RECONFIGURABLE SIGMA DELTA ADC. FAR EAST JOURNAL OF ELECTRONICS AND COMMUNICATIONS, 11(2), 101 111.

16. P. SANDEEP, P. A. HARSHA VARDHINI AND V. PRAKASAM, "SRAM UTILIZATION AND POWER CONSUMPTION ANALYSIS FOR LOW POWER APPLICATIONS," 2020 INTERNATIONAL CONFERENCE ON RECENT TRENDS ON ELECTRONICS, INFORMATION, COMMUNICATION & TECHNOLOGY (RTEICT), BANGALORE, INDIA, 2020, PP. 227-231, DOI: 10.1109/RTEICT49044.2020.9315558.